

# Quasi-Analytical Modeling of Drain Current and Conductance of Single-Electron Transistors with MIB

Santanu Mahapatra

*Electronics Laboratory  
Swiss Federal Institute of Technology,  
Lausanne (EPFL), CH-1015,  
Switzerland  
santanu.mahapatra@epfl.ch*

Adrian Mihai Ionescu

*Electronics Laboratory  
Swiss Federal Institute of Technology,  
Lausanne (EPFL), CH-1015,  
Switzerland  
adrian.ionescu@epfl.ch*

Kaustav Banerjee

*Dept. of Electrical & Computer Eng.  
University of California,  
Santa Barbara, CA 93106,  
USA  
kaustav@ece.ucsb.edu*

## Abstract

*A novel quasi-analytical model for Single Electron Transistors (SETs) is proposed and validated for both symmetric and asymmetric devices by comparison with Monte Carlo simulations in terms of both drain current and conductances. The proposed method is based on the separate modelling of the tunnelling and thermal components of the drain current, and verified over two decades of temperature. For the first time, accurate modelling of SET (trans) conductance is demonstrated. The model parameters are physical and an associated parameter extraction procedure is also reported. The model is shown to be accurate for SET logic circuit simulation in static and dynamic regimes and appears attractive for hybrid (SET-CMOS) circuit co-simulation.*

## 1. Introduction

Single Electron Transistors (SETs), which attract considerable attention for post-CMOS VLSI and hybrid (CMOS-SET) ICs due to their ultra small size and low power dissipation, demand accurate analytical models in order to obtain more insights into SET characteristics and to design SET/hybrid circuits, rather than Monte-Carlo (MC) simulation [1, 2] or Macro Modelling [3, 4]. This work reports on a novel model (extension of our recent analytical model MIB [5]) for the drain current and conductances of both symmetric and asymmetric SET and the associated parameter extraction procedure. MIB is different and simpler than that presented by Uchida et al. [6], and is able to explicitly describe the effect of the second gate on the drain current (which is critical for SET logic circuits [7-9]) and equally applicable for both symmetric and asymmetric devices. MIB is validated in static and dynamic regimes, at both device and logic circuit levels, by comparison with the largely accepted Monte Carlo simulator SIMON [1] with realistic values of the device parameters [8, 9] over two decades of temperature (100 mK to 10 K).

## 2. Modelling and Parameter Extraction

MIB is founded on the ‘‘orthodox theory of single electron tunnelling’’ [10] with two basic assumptions: (i)  $|V_{DS}| \leq e/C_{\Sigma}$ , where  $V_{DS}$  is the SET drain-to-source voltage,  $e$  is the elementary electronic charge and  $C_{\Sigma}$  is the total capacitance associated with the SET island with respect to ground, and (ii) the interconnect capacitance associated with the gate, source and drain terminals are

much larger than the device capacitance. In MIB, the drain current,  $I_{DS}$ , is modelled via two components: (i) the tunnelling current,  $I_{DSU}$ , which is independent of temperature,  $T$ , and (ii) the thermal current,  $I_{DSTH}$ , which is a function of temperature and thus:

$$I_{DS} = I_{DSU} + I_{DSTH} = \frac{I_D I_S}{I_D + I_S} + I_{DSTH} \quad (1)$$

where  $I_{DSU}$  is subsequently modelled based on the individual calculations of the drain,  $I_D$ , and source,  $I_S$ , tunnelling components (considered to be proportional to the tunnelling rates [11]). The proposed physical/analytical linear expressions of  $I_D$  and  $I_S$ , dictated by the island potential  $V_{\text{island}}$ , that controls the electron-tunnelling-probability, are detailed in Fig. 1. The overall calculation of the drain current is performed using:  $I_{DS} = F(V_{GS1}, V_{GS2}, V_{DS})$ , where  $V_{GS1}$  and  $V_{GS2}$  are the gate-to-source voltage of the two SET gates and  $F$  is a computing subroutine (reported in Fig.1). It is worth noting that all the model parameters of  $I_{DSU}$  are physical: (i) drain and source tunnelling capacitances,  $C_{TD}$  and  $C_{TS}$ , (ii) first and second gate capacitances,  $C_{G1}$  and  $C_{G2}$ , (iii) drain and source tunnel junction resistances,  $R_D$  and  $R_S$ .

A special attention is additionally paid to model  $I_{DSTH}$  in order to extend the validity of the model over a larger temperature range (Fig. 1) by proposing a new quasi-empirical expression for the off-state current,  $I_{OFF}$ :

$$I_{OFF} = \frac{V_T}{2(R_D + R_S)} \ln(1 + e^{\frac{1-\alpha}{nV_T}}) \quad (2)$$

which is a function of the temperature and the device-size. MIB has been checked to agree with MC simulation over two decades of temperature (0.1K to 10K) for a value of the fitting co-efficient  $n \sim 10$ . The various plots reported in Fig. 2(a) for single and double-gate SET configurations at various  $V_{DS}$ , demonstrate the accuracy of the proposed model.

In order to extract the model physical parameters from real measured data, if a symmetrical device is assumed, the drain and source resistances can be extracted as:  $R_D = R_S = V_{DS}/4I_{\text{peak}}$ , where  $I_{\text{peak}}$  is the peak current as shown in Fig. 2(a). Additionally, if we denote by  $V_{\text{peak}}$  the minimum positive value of  $V_{GS1}$  [Fig. 2(a)] at which the peak appears, then for a single gate device it follows that

$$V_{\text{peak}} = \frac{e}{2C_{G1}} + \frac{C_{\Sigma}}{C_{G1}} \left( \frac{1}{2} - \frac{C_{TD}}{C_{\Sigma}} \right) V_{DS} \quad (3)$$

Eq. (3) suggests that the plot of  $V_{\text{peak}}$  versus  $V_{\text{DS}}$  is a straight line [as shown in Fig. 2(b)], the slope of which and whose intercept with the vertical axis can be used to extract  $C_{\text{TD}}$  and  $C_{\text{G1}}$  respectively. MIB and extraction procedure have been validated using a self-consistent approach: a set of realistic model parameters are used as inputs to the MC simulator (SIMON) and the SET is simulated, following which, the parameters can be estimated by applying the proposed extraction procedure to the simulated characteristics.

A very useful assessment of SET's application for both analog and digital hybrid SET-CMOS domain concerns the accurate evaluation of SET conductance in various operating regimes. MIB includes analytical formulations of transconductance ( $g_m = dI_{\text{DS}}/dV_{\text{GS1}}$ ) and output conductance ( $g_{\text{ds}} = dI_{\text{DS}}/dV_{\text{DS}}$ ) for symmetric SET. Similar to the drain current modelling approach, the conductances ( $g_m$  and  $g_{\text{ds}}$ ) of SET are also decomposed into tunnelling component and thermal component (i.e.,  $g_m = g_{\text{mu}} + g_{\text{mth}}$ ; where  $g_{\text{mu}} = dI_{\text{DSU}}/dV_{\text{GS1}}$  and  $g_{\text{mth}} = dI_{\text{DSTH}}/dV_{\text{GS1}}$  and  $g_{\text{ds}} = g_{\text{dsu}} + g_{\text{dsth}}$ ; where  $g_{\text{dsu}} = dI_{\text{DSU}}/dV_{\text{DS}}$  and  $g_{\text{dsth}} = dI_{\text{DSTH}}/dV_{\text{DS}}$ ) as appears in Fig. 1, where, according to the different bias conditions:

$$g_{\text{dsu}} = \frac{\left[ V_{\text{DS}} \left\{ V_{\text{island}} + (C_{\text{TD}}/C_{\Sigma})(V_{\text{DS}} - 2V_{\text{island}} - 2\alpha\zeta) + \alpha\zeta \right\} - (V_{\text{DS}} - V_{\text{island}} - \alpha\zeta)(V_{\text{island}} + \alpha\zeta) \right]}{V_{\text{DS}}^2 R_{\text{D}}} \quad (4a)$$

or:

$$g_{\text{dsu}} = \frac{\left[ V_{\text{DS}} \left\{ V_{\text{island}} + (C_{\text{TD}}/C_{\Sigma})(V_{\text{DS}} - 2V_{\text{island}} + 2\alpha\zeta) - \alpha\zeta \right\} - (V_{\text{DS}} - V_{\text{island}} + \alpha\zeta)(V_{\text{island}} - \alpha\zeta) \right]}{V_{\text{DS}}^2 R_{\text{D}}} \quad (4b)$$

Figures 3 and 4 demonstrate the ability of MIB to accurately describe the SET transconductance,  $g_m$  and output conductance,  $g_{\text{ds}}$ .

The validity of the MIB drain current model is not only limited for symmetric device but also equally applicable for asymmetric one. As shown in Fig. 5, MIB is able to predict the asymmetric SET characteristics quite accurately for both single and doubled gate device. We found that the minimum error in trans/output conductance model study is less than 3% and the maximum error is less than 10%, which mostly occurs in the transition between Coulomb blockade and non Coulomb blockade regions.

One should note that in Fig. 2(a),  $I_{\text{DSU}}$  (and not  $I_{\text{DS}}$ ) is plotted along with the values obtained from the SIMON [1] for different values of  $V_{\text{DS}}$  at  $T = 100\text{mK}$ , which reveals that although  $I_{\text{DSU}}$  is independent of temperature, it is able to correctly predict the drain current for  $T \ll e^2/(kC_{\Sigma})$ . At higher temperatures,  $I_{\text{DSTH}}$  must be added to  $I_{\text{DSU}}$  in order to provide a more accurate model.




Fig.1. Simplified flow chart of the computing subroutine for SET currents,  $I_{\text{DSU}}$  and  $I_{\text{DSTH}}$ . Here  $\zeta$  function holds the sign of  $V_{\text{DS}}$ ,  $\max(a,b)$  subroutine returns the maximum between a and b,  $V_{\text{T}}$  is the thermal voltage ( $= kT/e$ ,  $k$  is the Boltzmann's constant),  $\alpha = e/(2C_{\Sigma})$ , and  $C_{\Sigma} = C_{\text{G1}} + C_{\text{G2}} + C_{\text{TS}} + C_{\text{TD}}$ .




Fig. 2 (a)  $I_{\text{DSU}}$  model validation with:  $C_{\text{G1}} = 2\text{aF}$ ,  $R_{\text{S}} = R_{\text{D}} = 1\text{M}\Omega$ ,  $C_{\text{TS}} = C_{\text{TD}} = 1\text{aF}$  and for  $V_{\text{DS}} = 10\text{mV}$ ,  $20\text{mV}$ ,  $30\text{mV}$  and  $40\text{mV}$  at  $T = 100\text{mK}$ , where the symbol "●" represents MIB model and the solid line represents SIMON simulations for a single gate SET. In the same figure (for  $V_{\text{DS}} = 30\text{mV}$ ), "○" represents MIB and the dotted line represents SIMON simulations for a double gate SET with  $C_{\text{G2}} = 0.8\text{aF}$  and  $V_{\text{GS2}} = 50\text{mV}$ .




Fig.2(b) linear plot of  $V_{peak}$  versus  $V_{DS}$  for model parameter extraction using a self-consistent validation method. The extraction assumes that  $C_{TD} = C_{TS}$ ,  $I_{peak} \leq e/2C_{\Sigma}(R_D+R_S)$  and corresponds to single-gate SET.




Fig. 3. Validation of MIB transconductance model for single gate symmetric device with same parameters as Fig. 2(a), where the symbol “●” represents MIB model, the thick line denotes the SIMON simulation.




Fig.4. Validation of MIB output conductance model for single gate symmetric device at  $T = 100\text{mK}$  with same parameters and notations as Fig. 2(a).




Fig.5.  $I_{DSU}$  model validation for asymmetric SET with:  $C_{G1} = 3\text{aF}$ ,  $R_S = 1\text{M}\Omega$ ,  $R_D = 5\text{M}\Omega$ ,  $C_{TS} = 0.8\text{aF}$ ,  $C_{TD} = 2.2\text{aF}$  where the symbol “●” represents MIB model, the thick line SIMON simulations for a single gate SET. In the same figure “O” represents MIB and dotted line represents SIMON simulations for a *double gate* SET with  $C_{G2} = 1.5\text{aF}$  and  $V_{GS2} = 30\text{mV}$ .

$I_{DSU}$  is modelled with the assumption that, if the external bias can provide a potential higher than  $e/(2C_{\Sigma})$  across a junction then the electron tunnelling is possible, otherwise not. It does not consider any effect of thermal voltage. However, in reality, if the external bias cannot produce a voltage more than  $e/(2C_{\Sigma})$  across a junction, electron tunnelling still possible if there is enough thermal energy. The current due to this unwanted tunnelling can be consider as a leakage current in the off-state.  $I_{DSTH}$  is modelled empirically (which is a function of  $T$ ) in order to track this leakage current. We have fully validated our model up to a temperature of  $e^2/(40C_{\Sigma}k)$  [12], and observed that [Fig.6(a) and 6(b)] as the temperature increases, the on-state to off-state current ratio decreases and, hence the performance of the SET as a digital switch degrades.

### 3. Simulation

Static and transient responses of an inverter cell are successfully predicted [Fig. 7(a) and (b)] and good agreement with MC simulation and Uchida’s analytical model demonstrates the accuracy of our physical analytical model in both static and dynamic regimes.

### 4. Conclusion

A new quasi analytical model for drain current and conductances of SET devices has been reported and validated using realistic parameters for both static and dynamic operations. The new MIB model has some clear advantages: (i) it is simple, physically based, and able to accurately describe both the drain current and the conductances (ii) it is able to incorporate the effect of the




Fig. 6(a) and (b) Validation of MIB drain current and transconductance model at high temperature for single gate SET with the same device parameter as Fig. 2(a).

second gate, (iii) it can also be applicable to asymmetric SET device (iii) it allows separate analytical descriptions of the SET tunnelling ( $I_{DSU}$ ) and the thermal ( $I_{DSTH}$ ) currents. Moreover, for  $T \ll e^2/(kC_\Sigma)$ , solely the tunnelling component,  $I_{DSU}$ , is able to accurately predict the overall SET drain current and therefore can save significant computation time for circuit simulation because of its simple, linear mathematical formulation. Finally, the model is shown to be very useful for the accurate simulation of few-electron logic circuits in both static and dynamic regimes and can also be efficiently used for the simulation of hybrid (SET-CMOS) circuit architectures.

## 5. References

- [1] C. Wasshuber and H. Kosina "SIMON-a simulator for single-electron tunnel devices and circuits", *IEEE Trans. Elec. Dev.*, Vol. 16, No. 9, pp. 937-944, 1997.
- [2] R. H. Chen, A. N. Korotkov, and K. K. Likharev, "A new logic family based on single-electron transistors", *DRC*, pp. 44-45, 1995.
- [3] Y. S. Yu, S. W. Hwang, and D. Ahn, "Macromodeling of single electron transistors for efficient circuit simulation", *IEEE Trans. Electron Devices*, Vol. 46, No. 8, pp 1667-1671, 1999.




Fig.7(a) and (b). Static (a) and transient (b) characteristics of a SET inverter cell, as predicted by: MIB, SIMON and Uchida's model [6]. The SET parameters are:  $R_S = R_D = 1M\Omega$ ,  $C_{TD} = C_{TS} = 1$  aF,  $C_{G1} = 3$  aF and the output load capacitor is  $C_L = 1f$ .

- [4] R. Haar et al, "SPICE model for the single electron tunnel junction", *ICECS*, Vol. 3, pp. 1445-1448, 2001.
- [5] S. Mahapatra, A. M. Ionescu and K. Banerjee, "A Quasi-Analytical SET Model for Few Electron Circuit Simulation", *IEEE El. Dev. Lett.*, 2002 (to appear).
- [6] Uchida et al., "Analytical single-electron transistor (SET) model for design and analysis of realistic SET circuits", *Jpn. J. Appl. Phys.*, Vol. 39, Part 1, No. 4B, pp. 2321-2324, 2000.
- [7] S. J. Ahn and D. M. Kim, "Asynchronous analogue-to-digital converter for single-electron circuits", *Electronics Letters*, Vol. 34, No. 2, pp. 172-173, 1998.
- [8] A. Fukushima, A. Iwasa, and A. Sato, "Single electron transistor with two gate inputs", *Precision Electromagnetic Measurements Digest*, pp. 591-592, 2000.
- [9] Y. Ono and Y. Takahashi, "Single electron pass transistor logic and its application to a binary adder", *Symp. on VLSI Circuits*, 2001, pp. 63-66.
- [10] K. K. Likharev, "Single electron devices and their applications", *Proc. of IEEE*, Vol. 87, No. 4, pp. 606-632, 1999.
- [11] X. Wang and W. Porod, "Analytic I-V model for single-electron transistors", *IWCE*, pp. 71-72, 2000.
- [12] M. Kirihara, N. Kuwamura, K. Taniguchi, and C. Hamaguchi, Ext. Abst. 1994 Int. Conf. Solid State Devices and Materials (Business Center for Academic Societies, Japan, Tokyo, 1994), p. 328.